Abstract: This paper presents the design of a high-precision time keeping clock system. The system mainly consists of high-precision crystal oscillator, the accumulator (ACC), and Time Digital Convert (TDC) module. The high-precision crystal oscillator generates a pulse with the fixed cycle, and the pulse is taken as the input clock of ACC to make ACC self added according to the pre-set step. Then the overflowed signal of ACC acts as the output signal of the system's time keeping clock. When working, the system accurately measures the period of the high precision oscillator by use of the TDC module, and then the ACC stepping values are adjusted according to the measured results. It makes the overflowed signal of ACC remain the period as a high-accuracy clock signal. The system effectively eliminates the time keeping error which comes from the error and aging of the crystal. Experiments show that the system greatly reduces the cumulative time error, and the average cumulative time keeping error is 6.5 ns in one week with the time keeping mean square error of 43 ns.
Introduction
High precision time keeping clock system as a tool of time service is commonly used in scientific experiments and engineering practice. At present, Global Positioning System (GPS) is the highest accurate and most widely used global timing system [1, 2] . Based on the fact that the GPS timing module has been very mature, an ordinary GPS time keeping module's price ranges from 16$ to 83$, which can provide 1PPS (Pulse Per Second) signal of no cumulative error with the accuracy of 20 ns. However, when the usage occasion is limited, such as not receiving GPS signals, this program will be abandoned. Take the example that the target location and measurement with the underwater arrays, each base internal needs a high precision time keeping clock to work for long time. Argos system operated underwater, with the measuring and recording of the information on the marine environment also requires highprecision time keeping clock. The underwater multi-base system demands joint calculations of multiple bases when estimating the target parameter. Therefore, a synchronized and high precision time keeping clock system is needed among the multiple bases to ensure the estimation accuracy of target parameter.
This paper presents the design of an ultra-high precision time keeping clock system. The system can operate independently and maintain the high precision time keeping accuracy under the circumstance of no external timing source. The system takes the high precision crystal oscillator (hereinafter referred to as HPCO) as the clock source, and uses the accumulator for frequency division, then outputs the pulse per second. Because of the oscillation bias and natural aging of the HPCO, the pulse per second has some certain error which will accumulate with the time increasing. To solve this problem, the system uses time-to-digital converter chip (TDC) for accurate measurement of the HPCO's cycle, and finally outputs a high precision pulse per second by adjusting the accumulator's parameters based on the measured results. The advantages of the system include no relying on GPS timing signals, no restricting to the operating environment, low cost, less affected by the ambient temperature and so on.
Proposed system structures

Structures
The hardware framework of the high precision time keeping clock system is shown in Figure 1 , by consisting of the HPCO, high-precision power supply, counter, time interval measurement (TDC), the control processing center (MCU), accumulator, keyboard and display lights.
Work flow
The system works as follows: HPCO produces a stable high frequency oscillation signal which is divided into the same two signals of p c and p a . p a is sent to the accumulator as a input clock. With the excitation of the signal p a , the accumulator cumulates according to the pre-set step. When the accumulator overflows, the generated pulse signal acts as the time keeping clock signal of the system's output. Because there are oscillation errors and natural aging process for the HPCO, the system's output time keeping clock signal occurs accumulated error. The following method is applied to eliminate this error for the system. Let the signal p c pass through a N-bit counter, then the counter starts counting with the length of N under the control of signal t s of the control processing center. At the same time, as the time start signal, t s is inputted into the TDC. When the counter is full counting with N, the output signal will be t e . TDC measures the time difference between t s and t e , then according to the value of N, the period of signal p c ,namely the period of HPCO, is calculated. The control processing center fine controls the accumulator's step value based on the calculated current time period of HPCO, and eliminates the error caused by oscillation bias and natural aging of HPCO. Finally, a high-precision time keeping clock signal will be output.
Design procedure
In the system, HPCO and TDC are the most critical two modules which will be described in order below.
HPCO
To improve the accuracy of the clock system, the most important step is to choose a high-precision HPCO, whose all parameters have to reach the certain targets. Then the final output performance can meet the requirements. In various types of crystal oscillators, the constant temperature crystal oscillator (Oven Controlled Crystal Oscillator) is the highest precision crystal oscillator. In order to reduce the output frequency changes caused by the change of temperature, Oven controlled crystal oscillator takes advantage of a constant temperature bath to maintain a constant temperature. The system chooses Oven controlled crystal oscillator OC100 manufactured by TXC company. The oscillation parameters are as follows: frequency of 1 MHz, supply voltage of 5 V, the maximum initial frequency tolerance of ±0.2 ppm, the maximum frequency change rate for the temperature of ±5 ppb, the output driving current of 100 mA in the standard case of 50 Ω load, maximum frequency change rate for the load of ±5 ppb (load variation of 5%), the aging rate of ±80 ppb/year, and maximum current consumption of 0.6 A during preheating [3] .
Time Interval Measurement
TDC is the most important module in the system, and is the key part which can affect the accuracy of the time keeping clock. Time-digital converter TDC-GP22 of German ACMA Company is chosen for the TDC [4] . TDC-GP22-chip processes high-precision time interval measurement by the propagation delay of the signal passing through the internal gates. The intelligent circuitry, redundant circuits and special arrangement of wire on the chip allow the chip to accurately write down the number of signal passing through the gates, and can ensure that the delay time of each gate circuit is in strict accordance. The minimum resolution of TDC-GP22 is 22 ps. The measured mean square error is σ = 62 ps, and the measured range is from 500 ns to 4 ms. As the outside temperature and voltage have a great impact on propagation delays of the gate circuit, the calibration circuit designed inside the chip is used to compensate the measurement error caused by the change of temperature and voltage.
Improve techniques
Suppose the actual cycle of HPCO is T OCXO , then the length of the time interval measured by TDC is
Where e T DC is the measurement error of TDC chip, and N is the length of the counter. Processing with the calculation, the cycle of HPCO can be written as
T M is the actually measured and calculated period of HPCO. If the TDC measurement error is not existed, in order to output the pulse per second of 1 Hz, the corresponding accumulator's step of the pulse with the period of T OCXO is T OCXO 2 M , where M is the number of bits in the accumulator. Because the practical measurement exists errors, the calculated accumulator step based on the measured T M is (T OCXO + e T DC /N )2 M . Therefore, the step error of the accumulator is equal to 2 M e T DC /N . Suppose the step of the accumulator is T OCXO 2 M , and the system outputs the pulse per second of 1 Hz, then the output error t e caused by the step error of 2 M e T DC /N is
Known from (3) that, in order to reduce the output errors of pulse per second, we can proceed from three aspects: 1) reducing the measurement error of time e T DC , which is dependent on the precision of the TDC, 2) increasing the period of HPCO, which is subject to the parameters of HPCO, 3) improving counter value of the counter, whose N is restricted to TDC. When N is large, that the time difference between t s and t e is too long may exceed the maximum measurement range of TDC. Formula (3) describes that the output error has nothing to do with the length of the accumulator, but that does not mean that the selection of the length of the accumulator is not limited. Taking into account the practical step of the accumulator to be an integer value, but the step calculated according to (T OCXO + e T DC /N )2 M will be decimals. Therefore, if M is selected too small, greater round-off error will emerge when converting (T OCXO + e T DC /N )2 M to an integer. It will lead the system eventually to generate a considerable error. Figure 2 illustrates the error relationship between the bits of M and the generation of the pulse. Parameters in the figure are T OCXO = 10 −6 , e T DC = 62×10 −12 , N = 3900. It can be seen that when M is less than 28, the generated error is very large. If M is equal or greater than 32, the error caused by the length of accumulator is almost zero. In order to adapt to different parameters, we selected M = 64 in this paper. It can be surely applied to all kinds of occasions.
Fig. 2.
The relationship between the output error and the length of accumulator.
Experiments results
In the experiment, GPS module of ATK-NEO-6M of high performance is used as a standard pulse per second reference signal. And the output pulse per second signal has no cumulative error with the maximum deviation of 20 ns [5] . The control processing center is selected of TI's 32-bit controller TMS320F2812. The German ACMA Company's time-digital converter TDC-GP22 is applied for TDC. The OC100 of TXC Company is chosen for OCXO with the frequency of 1 MHz. The ALTERA Company's high-performance FPGA of EP2C5T144I8 is used to realize the system logic, counters and accumulators. The system is designed according to Figure 1 . First step of the experiment was that do not measure the cycle of HPCO, and not revise the accumulator's step. The HPCO signal was directly passing through the accumulator and outputted. The step of the accumulator was set to be the value of 2 64 /10 6 corresponding to the ideal period of HPCO. After 10 minutes preheating the HPCO, let the GPS receiver's output pulse per second synchronize with the pulse per second of this system, and then the system ran by itself. 1 hour later, the error between the GPS and the output of this system measured by oscilloscope has already reached 64.5 us. So the frequency accuracy of HPCO was 64.5/3600 ≈ 17.91 × 10 −9 , and daily cumulative error was 1.548 ms, and monthly cumulative error was 46.44 ms. Second step of the experiment was that does add the measurement of HPCO's period, and adjust the step of accumulator based on the measured value. Concern that the aging of the HPCO is slower, the period of HPCO was measured and the accumulator's step was corrected every 1 hour. In each calibration, we measured 20 times HPCO's cycle, and the average of the 20 measurements would act as the final cycle value of the measurement. It can reduce the influence of measuring error of TDC. When we did the single measurement of HPCO's cycle, the counter of N = 3900, the time interval length of 3.9 ms, they met the requirements of measuring TDC. At this moment, the theoretical error according to Equation (3) is 62×10 −12 /N/T OCXO ≈ 15.897×10 −9 s. The length of accumulator M was selected as 64 bits, with passable not considering the round-off error. Preheating HPCO for 10 minutes before the experiment, then the system started to work. When the HPCO's period was measured and calculated, and the accumulator's step was corrected once, let the GPS receiver's output standard pulse per second synchronize with the pulse per second of this system. 1 hour later, the error between the GPS and the output of this system measured by oscilloscope has reached only 28 ns. For further testing the performance of the system, let the system ran 1 week, and the period of HPCO was measured and the accumulator's step was corrected every 1 hour. The final output error of the pulse per second (for reference to the output time of GPS) varying with time is shown in Figure 3 . The statistic of one week for the measurement results shows that the average time keeping error is 6.5 ns with mean square of error 43 ns. It is observed that as TDC measuring errors follow a normal distribution, the final error of the system's output pulse per second is also submit to normal distribution. From a statistical point of view, the system outputs of a long time do not have cumulative error.
Conclusion
By using high-precision TDC for measuring the input HPCO's cycle, and then adjusting the accumulator's step based on the measured value, finally the time keeping clock system of high accuracy and no cumulative error has been obtained. The key technology of this system is the accuracy of TDC measuring. In case of the measuring accuracy of TDC being limited, two measures are adopted to improve the accuracy. One is that: when single measuring, the pulse signal of HPCO is counted 3900 times firstly. After measuring 3900 times durations of the periods, the HPCO's cycle is then calculated to reduce the measuring error of TDC. Another way is that: when measuring the cycle of HPCO, we repeat the measurements 20 times. Then the average value is used as the measured result to reduce the measuring error again. If we can use fractional time-to-digital converter proposed in [6] whose measuring error of time is only 5 ps, the accuracy of time keeping is expected to be further improved. Experimental results show that the design ideas of the system is correct, and the system can be of engineering realization and valid.
